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Abstract— In this paper, we present a compact, low cost,
real-time CMOS hardware architecture for face detection. The
proposed architecture is based on a VLSI-friendly implementation of Shunting Inhibitory Convolutional Neural Networks
(SICoNN). Reported experimental results show that the proposed
architecture can detect faces with 93% detection accuracy at 5%
false alarm rate. A VLSI Systolic architecture was considered
to further optimize the design in terms of execution speed,
power dissipation and area. Potential applications of the proposed
face detection hardware include consumer electronics, security,
monitoring and head-counting.

I. INTRODUCTION
Face detection is defined as the process of identifying the
existence of human faces within an image regardless of its
position, orientation, and of the environmental conditions in
the scene. It is a necessary task for a wide range of applications
such as surveillance, security, and consumer electronics. Current state-of-the-art face detection software implementations
are very effective in detecting faces and can process up to 15
images per second [1]. The actual hardware implementation
of face detection algorithms have so far been mainly considered on FPGAs, microcontrollers or multiprocessor platforms [2][3][4][5]. Recent advances in the microelectronic
industry standard CMOS process, have enabled the concept
of a camera-on-chip, in which face detection processing could
be implemented on a single chip together with the imaging
device. The fully integrated camera-on-chip, promises to offer
significant advantages in terms of manufacturing cost, system
volume and weight, power dissipation and increased builtin functionalities. In this paper, we explore this avenue with
an integrated CMOS face detection architecture, based on
Shunting Inhibitory Convolutional Neural Networks, which
allow for robust localization and positioning of human face,
even in the presence of partial occlusion, poor illumination
conditions and facial expression changes [6].
In the next Section, we will provide an overview of Shunting Inhibitory Convolutional Neural Networks (SICoNN) and
describe a VLSI-friendly algorithm to enable on-chip SICoNN
silicon integration. Section III presents the proposed hardware
architecture together with synthesis results for a 0.18µm
CMOS process. Finally, a conclusion is given in Section IV.
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II. SIC O NN
The convolutional neural networks (CoNN) approach to
face detection uses a class of hierarchical neural networks
to perform feature extraction as well as classification [6].
Shunting inhibitory neurons have been used in a conventional
feedforward architecture for classification and nonlinear regression and were shown to be more powerful than multilayer
perceptrons (MLPs) [7][8]. i.e., they can approximate complex
decision surfaces much readily than MLPs.
In a SICoNN, the input layer is a 2D square array of
arbitrary size. Each hidden layer consists of several planes
(feature maps) of shunting inhibitory neurons. Each feature
map has a unique set of N×N incoming weights. All the
neurons in a feature map share the same set of weights
connecting them to different locations in the input image
(receptive field), and each feature map has a unique receptive
field. This arrangement allows neurons in a plane to extract
elementary visual features from the previous layer. The same
receptive field size is used to connect from one layer to
another throughout the network architecture. Three possible
connection strategies have been reported [6]: full-connection,
toeplitz-connection, and binary-connection.
In this architecture, the activation of the hidden neurons
is governed by the steady-state response of the feedforward
shunting inhibitory neuron model, which can be generalized
to the following:
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where rj is the activity of the j neuron, Ii ’s are the external
inputs, aj is the passive decay rate, wji and cji are the
connection weights from the ith neuron to the j th neuron, bj
and dj are constant biases, and f and g are activation functions.
The output layer is a set of linear or sigmoid neurons
(perceptrons). The response of an output neuron (Fig.1) is
a weighted sum of the input signals added to a bias term,
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and the result is passed through an appropriate activation
function (linear or sigmoidal). Mathematically, the response
of an output neuron is given by



y = h
wv zv + b
(2)

architectures perform equally well in absence of partial occlusions, and in constrained environments. Training on a larger
set should improve the performance of single layer SICoNN
under occlusions.
III. HARDWARE IMPLEMENTATION

v

where h is the output activation function, wv ’s are the connection weights, zv ’s are the inputs to the neuron, and b is the
bias term.

Fig.3 and Fig.4 show the general block diagram of the
proposed on-chip face detection system and its computation
unit respectively. We chose to use 8 feature maps, each having
two weight matrices associated with it, to perform (Eq.2)
face detection (Fig.4a). The output of the feature map is
multiplied by a weight and then added to the result of feature
maps, before being comared to a threshold value (Fig.4b). The
threshold can be made equal to zero, so that a positive result
indicates a face and a negative result a non-face.
Control Unit

Mode & Control Signals

Pixel Memory
Address Generation

Fig. 1.

Based on four large test sets with 1269 persons, this
system correctly detects and localizes 90.8% of the faces.
When tested on segmented images, the convolutional network
achieves an overall accuracy of 98.36%, and has a 99% correct
classification rate at 5% false alarm rate. Some of the detection
results are shown in Fig.2.

Fig. 2.
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32h32h8 bit

SICoNN Structure.

Some human face detection results.

The aforementioned algorithm uses 3 hidden layers with
14 feature maps (2 in the first layer, 4 in the second layer,
and 8 in the third layer). The implementation of this advanced
processing on-a-chip, requires a large number of arithmetic
blocks (e.g multipliers, adders, etc), making the size and cost
of the chip prohibitively high.
To enable a compact and low cost implementation, we
limit the network to a single layer and evaluate the loss in
performance, for the same test set of 1269 persons. Both

Fig. 3.
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Detection Results

The general block diagram of the face detection system.

The proposed face detection hardware is based on a VLSI
systolic architecture, which enables the implementation of
cost-effective silicon subroutines for computations such as
pattern matching, error correcting, data base processing, or
signal and image processing [9]. It results in cost-effective,
high-performance special purpose systems applicable to a wide
range of problems.
In the proposed algorithm, 2-D convolution is the most
frequently used operation and will be executed over 5000 times
for eight 7×7 window size feature maps convolutions on a
32×32 image frame. With the selected systolic architecture,
we can decompose the 2-D convolution into several small and
fast 1-D convolution cells [10]. The use of several systolic cells
in a processor allows concurrent multiplications and additions.
Furthermore, depending on the speed and area specifications,
it is possible to trade-off speed for silicon area (i.e. cost).
The system was designed in Verilog HDL and synthesized
using Synopsys Design Compliler using a TSMC CMOS
180nm technology. Table 1 shows the synthesis results for a
face detection system, integrating a 32×32 pixel array. The
clock frequency is 125MHz, and a total of 13570 cycles
are needed to complete a full detection cycle (Fig.5). Face
detection processing can thus be carried out at 9211 frames
per second, enabling real-time applications. Requirements on
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Simulation waveforms illustrating the operation of the system.
TABLE I
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Sub-Sample

Z’1
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Convolution

S UMMARY OF S YNTHESIS R ESULTS
Technology

W1
13h13

Threshold
Z’2
13h13

Convolution

W2
13h13

SUM

Face or Non-Face
Compare

0.18µm CMOS

Clock Frequency

125MHz

Area

0.77mm2

Number of gates

75k gates

Memory

0.4k SRAM

Peak Power

24mW@1.8V, 125MHz

Input Image

32×32
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Block diagram of the computation unit.

area and power are minimum with 0.77mm2 and 44mW at
1.8V, respectively.

IV. CONCLUSION
In this paper, we propose a CMOS face detection architecture based on a single layer Shunting Inhibitory Convolutional
Neural Network. The proposed hardware offers a good tradeoff between detection performance and implementation complexity. To enable a low cost real-time on-chip integration, a
VLSI systolic architecture was adopted. Potential applications
of the proposed face detection hardware include security, user
authentication, assistance and monitoring of the elderly, to
name a few.
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